While performance, area, and power constraints have been the driving force in designing current communication-enabled emhedded systems, post-fabrication and run-time adaptability is now required. Two dominant configurahle hardware platforms are processors and F'PGAs. However, for compute-intensive applications, neither platform delivers the needed performance at the desired low power. The need thus arises for custom, application-specific configurable (ASC) hardware.
INTRODUCTION
Ubiquitous, communication-enabled embedded systems appear in homes, offices, cars, military equipment, and in many other aspects of our life. While performance, area, and power constraints have been the driving force in designing many current systems, post-fabrication configurability is now needed. Configurability allows system re-usability and extends its longevity. It also permits designers to continue to debug part of the system past the expensive fabrication point, thus meeting shorter design cycles. Furthermore, configurability yields systems that can optimize energy and performance when adapting to external stimuli.
Processors and Field Programmable Gate Array (FPGA) are typical configurable platforms. The use of processors, both general purpose controllers (e.g. ARM proccssor [2] ) as well as special purpose processors (e.g. Texas Instruments' TMS32C€60M) [14] ), has dominated. A recent trend in configurable processors is creating customizoble or parometeriiable processor cores[l31. This is done by augmenting the instruction set or by specifying additional functional units and then synthesizing a custom configurable processor and its compiler. thus allowing customization at several levels: architectural, micro-architectural, and the physicalllogical level.
The main advantage in using processors is software programmability. The availability of high-level programming languages and compilers allow exploiting data parallelism to produce reasonably efficient applications. The main limitation, however, is decreased performance and performance density, which can be measured as hit operations per square area(51. As was noted by DeHon [6] , this decrease in performance density is due to two main reasons:
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FPGAs were introduced by Xilinx Corporation in 1986 and have since evolved considerably. The limitation of the initial bitlevel only operations has been enhanced hy adding on-chip multipliers and embedded processors. The recent Virtex-II Pro from Xilinx, for example, offers four embedded IBM PowerPC 405 processors. Such FPGAs are used heavily in industry as implementation platforms and often for rapid prototyping.
FPGAs are attractive because of the availability of CAD support and the quick design tum-around time, however, their two major limitations are low performance and high power consumption. The underlying fabric is simply loa general. George et al. show that 65% of power consumption in an FPGA is associated with interconnectI81
While configurability can be achieved by programming or customizing a processor, by FPGAs, or a combination, sometimes performance requirements under power constraints prohibit using any of these platforms. Furthermore, the need to produce high volumes justifies costly custom application-specific configurable (ASC) hardware. A number of application-specific codigurable architectures have been proposed. Examples are RaPiD [7] , Paleiades [lS] , GARP [9] , and the Chameleon processor[l2]. These architectures vary in their granularity (fine V.S. coarse), routing resources, in configuration abilities, and in their underlying computational model (SIMD V.S. MIMD).
A major hurdle in developing ASC hardware i s the lack of general design methodologies and automated computer-aided design (CAD) tools to support exploring the configurable design space. The one commonly used technique is internal profiling, where a software program identifies characteristics and needs particular to an application domain. This was for example used in RaPiD [7] , and more recently by Huang and Malik[lO] . The authors propose to identify the computationally intensive loops in their applications. Configurable datapaths are then designed for different loops and implemented on an architectural model based on a master processor and a reconfigurable co-processor consisting of multiple functional units. We refer to this type of profiling as internal because it only captures the dynamics of the applications themselves (e.g. running applications from Mediabench). but not the dynamics of the external environment.
In this paper we discuss ASC optimization by innovatively utilizing two techniques: external pmflling, and hardware rhreadbig. Exrernal profiling is key in partitioning an ASC design that is adaptable to its operating environment. External profiling has been aggressively used in designing dynamic power managcmen1 schemes. In the survey by Benini et al., lhc authors c l a ssify such schemes as either predictive. assuming deterministic respnse times, or stochastic optimum control schemes capable of modeling uncertainty in the environment and the system under consideration [3] . While such models have been adopted to design dynamic power management policies, none have been used directly to drive hardware design or in synthesizing ASC architectures. Hardware Threading (HT) is a novel paradigm for creating ASC architectures. It is based on borrowing unutilized resources and then threading them to boost the performance or reduce power. Thus, unutilized hardware is threaded or stitched together to produce a more optimal hardware configuration. HT in essence culls resources to maximize parallelism within a task. Similar to how a processor's performance is improved by maximizing instructionlevel parallelism (through super scalar architectures and advanced compiler technologies), task-level parallelism can be utilized to enhance ASC performance. We provide a high-level synthesis scheduling algorithm that results in hardware than candynamically exploit task-level parallelism.
Our intended applications here are multimedia and communication application domains. These two domains require on-demand high-performance processing capabilities. Two distinct properties characterize such systems. First, each incoming packet can be processed independently of others. Parallel hardware processing can therefore improve performance. Second, the workloads are dynamic differing drastically depending on the extemal environment. These two characteristics allow the use ofstochastic processes and queueing theory to analyze system performance and to guide the synthesis of optimal hardware-threaded architectures.
The goals of this paper are to: (a) explore using extemal profiling to guide custom configurable hardware design, (b) introduce the concept of HT, (c) argue its feasibility based on profiling the extemal environment using a formal queueing model, (d) describe a scheduling algorithm for HT, and (e) provide supporting case studies. The paper begins with a template architectural model suitable for our application domains, and then we tackle each of these goals. Examples are provided to illustrate the main concepts. We conclude with a summaly and remarks about future work.
TEMPLATE ARCHITECTURE FOR TARGET APPLICATION DOMAINS
As mentioned earlier, we target multimedia and communication application domains characterized by the ability to process tasks' ofthe workload independently. An architectural candidate for such applications is one that utilizes independent Processing Elements, PES, for compute-intensive operations, as shown in Figure I . This architecture is well suited for our application domains because it maximizes the processing of independent parallel tasks. The PES are identical and custom designed to process a particular compute-intensive task or a set oftasks. For example, in a network processing application, the PES may implement cyclic redundancy checking for ATM and Ethemet applications, andlor pseudo random generation to accelerate congestion avoidance. The PES thus contain registers to hold incoming data from memory or intermediate results. Their interaction with memory and the outside interface however is dictated by a master processor.
The master processor monitors and schedules all activities. Upon the arrival of a task through the outside interface, the processor determines if the task should be routed to a paxticular PE, depending on its availability, or queued in memory. The processor implements a dynamic sclleduling scheme to match tasks with PES and to move data between memory, the PES, and the outside interface. The processor can schedule tasks to form a long virtual pipeline among the PES. The processor also manages the power consumption and thus shuts power for all unused PES through clock gating. The PES, master processor, and the memory could potentially be parr o f a larger SOC.
We concentrate in this paper on the optimization of the conJigurable design space among the PES, and not on scheduling the tasks in the master processor. In Section 3, we use extemal profiling to determine the optimal number ofPEs. In Section 4, we utilize a high-level synthesis approach to generate efficient hardwarethreaded PE architectures. We apply HT to temporarily borrow 'For the rest of the paper we will use the word task to refer to an independent packet or thread that arrives and must be executed.
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Workload and PE Modeling
Our target applications perform on-demand execution. We can assume that the environment provides a dynamic workload. The workload is characterized by a mean arrival rate (1) of tasks and by the pattem in which they amve. We assume that the random inter-arrival times are a sequence of independent, identically distributed random variables and model them as an exponential distribution. Such a distribution has the Markov or memory/ess property which states that if time t has elapsed with no arrivals, then the distribution of further waiting time is the same as it would be if no waiting time had passed. That is, the system does not remember that t time units have produced no arrivals. This is certainly the case in network processors where the arrival of packets is independent of others. We will assume that the environment's workload will continue to have a mean arrival time h for a long enough time (order of milliseconds) for the system to achieve a steady state.
Our service time within each PE can also be modeled as an exponential distribution. This implies that the service time remaining to complete a customer service is independent of the service already provided. The PE service time will be referred to as W,, and the average service rate is l/W$. Because our architectural model consists of c independent PES, we adopt a system model based on an MMIc queueing system, which commonly assumes random exponential inter-arrival and services times with c identical servers [I] . Note that the M/M/c queueing model could also be developed for other distributions for both the workload and the service time. For example, we might choose to model bursty workloads, or use a hyperexponential distribution for the service time i f a large variance exists relative to the mean.
In the next subsection, we review MIMIC basics, and we then pose the problem of finding an optimal ASC architecture.
MIMIC Queueing System
Based on queueing theory, our system parameters are: Expected steady state number of tasks being serviced, L, Two metrics are relevant in designing and evaluating ASC architectures. The first is p, the server utilization. It indicates how efficiently the hardware is being used. It can be calculated as:
The second and more relevant metric is W , the average wait time in the system, because it is inversely proportional tu the system throughput. It is given by:
W, is dependent on the PE implementation. Recall that it is an average sreody state response which takes into account the data dependencies within each task.
W, is more complicated to calculate. It is dependent on L, and Ls. The latter can he determined by:
Problem: Given a set of amval times A = {XI ,Az, .... 4 , a fixed number of PES, that maximize throughput across all given h t A. Solution Our problem can he solved as follows. Because the total area is fixed and we know the area for each possible PE implementation, we can determine all possible cs. For each 1, E A, we can then calculate W using the equations presented in Section 3.1. Our task is then to choose the hest c that minimizes the overall system wait time W . We illustrate this with an example. Example: We are given a total area of 100 square units, three different PE designs (PE,, PEb, PE,) , each that has different area and service time trade-offs as shown in Table 1 
We can then compute W for arrival rates A = {0.3,0.4,0.5,0.6,0.7}. Figure 2 shows the service wait time In the queue and in the PES for the different arrival rates for all three designs. Because there are IO PE.s, and each PE, has less resources than in PE6 and PEc, the W, for PE. is the longest. However, W, is the smallest and remains small across the examined 1s. In contrast, W, is more prominent fur designs PEb and PE, once the arrival rate exceeds f = 0.6. The queueing time for PE, at A = 0.7 is infinite because the utilization exceeds 1. If we know a priori that our arrival rates are within certain ranges and the likelihood of each arrival rate then we can certainly choose an optimal number of PES. For example, if h i 0.6, then PE, would be the PE implementation of choice. After carefully choosing a PE implementation that minimizes W, across all As, hardware threading can be used tu thread the collection of PES together and create a dynamically adaptable system. IfL, is less than c, the expected steady state wait time in the queue will be Zero; howwer, that is not the general case. w q can be calculated as:
The average length of the queue, or the steady State tasks in the queue, is determined by:
C[C,LSI is known as ErlangS Cfornlula. Given the number of PES, c, and the expected steady state number of tasks being serviced, L,, Erlang's C formula specifies the probability that an arriving task must queue fur PE service. It is:
1 -P
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Utilization, p, is restricted to be less than 1; otherwise, the average length of the queue L, and thus W, will be either infinite or negative. The system simply becomes overloaded.
Finding an Optimal ASC Architecture
We are interested in designing an optimal ASC architecture under different workload arrival rates h. Given a fixed area, and several possible PE implementations that vary in their implementation area and thus their performance (Ws), we wish to choose the optimal number of PES that will provide the best performance under different workload conditions.
The system model described in the previous subsections can be used tu find the optimal number of independent PES to use for a set of known arrival times that characterize the outside environment. The designer of an ASC architecture for a specific application will specify a mean arrival ratc of tasks entering the system, A. The cxpected steady-state time a job spcnds in the system, W , can then be computed from Wsx which is implementation specific, and W, from the prevjous equations.
Concept and Synthesis Flow
Hardware threading is the ability to borrow unused resources fiom idle PES and thread them together tu maximize task-level parallelism. PES can then operate either independently without threading, i.e. as a non-threaded PE, or with n-threading when resources from n PES are collected to create a threaded PE. The master processor in Figure 1 sets the configuration mode based on a seheduling policy that monitors task arrival rates, queueing activities, task service times within the PES, and PE availability. Such a policy must be designed tu maximally take advantage of the adaptable nthreaded hardware capabilities. Our fucus here is providing CAD tools and a synthesis Row that enable designing threaded PES. Figure 3 shows an overview of the HT synthesis Row. The PE functionality is specified using a control data flow graph (CDFG) that can contain conditionals and loops. A state-based schedule where each state corresponds to a pipeline stage can he generated using ASAP scheduling utilizing a technique similar to the pathbased scheduling (PBS) technique [4] . Area or resource canstraints guide the scheduling algorithm. Next, the ASAP schedule is processed by our HTSchcduler described m Section 4.3. .HTScheduler produces an HT schedule that guides the synthesis of an nthreaded PE, The resource constraints here are those assigned to n PES. HTScheduier traverses the states in the ASAP schedule trying to look ahcad by one or more states to schedule future operations
LamUa=o.l Lambda-0.8 Lambda-0.7 Figure 2 Average total wait time in the system, W . which is the sum of W, and W,, for three PE designs at different arrival rates.
earlier thus maximizing the usage of all available resources. The number of future states examined is referred to as the window size. Finally, the HT schedule is translated to RTL-level HDL which can then by synthesized using a tool like Design Compiler from Synopsys. Before describing the details of the algorithm, we provide a detailed example.
Example
The following code implements a function f, operation. The vertices in the CDFG correspond to operations; the edges represent data and control dependencies Our I~SOUICC constraints arc: one adder and one multiplier are available in one clock cycle. An add and a multiply operation can be schcduled at the same time only if they do not have any data dependencies. The corresponding ASAP schedule is shown in Figure 4 (h). The resulting schedule has 9 states or pipeline stages. Physical registers are added to implement these pipeline stages and they are sometimes added to provide temporary storage of intermediate operands as needed. The number and locations of these registers become finalized aftcr logical and physical synthesis where retiming will relocate the registers to optimize frequency and area. When implemented, the operations within a super state must multiplex their inputs to reflect that sometimes the inputs come from the predecessor state (no threading), or from a neighboring PE, or the outputs of an earlier state. The multiplexing essentially allows on-the-fly adaptation.
The resulting 2-threaded schedule is outlined by the new states and the dashed edges. The threaded version reduces the number of states along the worst case path to 6. The reduction in states directly corresponds to a reduction in task execution time, and results in an overall lower service time for the PES. The master processor can thus choose to schedule a task on either a single PE (a PE operating in a non-threaded mode) or a threaded PE, depending on the task amval rates and queueing activities. If the amval rates are low, then certainly having the threading option would allow to improve the overall service time without affecting the queue wait time, W,. However, if the arrival rates are high, then the master processor will choose to maximize resource utilization for all PES and thus schedule tasks on single non-threaded PES. Failure to do so would cause an unnecessary increase in queue wait time. Also note that the mader processor's task scheduling policy can benefit from user specified directives that specify the task arrival rates, if known. andlor the desire to maximize performance or power savings
HT Scheduling Algorithm
Our scheduling algorithm preserves all control and data dependencies in the non-threaded ASAP schedule while creating the new threaded implementation. The algorithm is shown in Figure 5 .
The inputs are: a non-threaded ASAP schedule, the relevant PE resources used when creating the ASAP schedule, the number of HT schedule PES, and a window size that specifies the number of downstream states that will be examined while traversing the ASAP schedule.
The following variables are used. CurrentStare represents a state in the non-threaded schedule. The scheduler's goal is to schedule more operations within this state. NutState is a state in the non-threaded schedule which is being considered for scheduling with CurrentState. If NulStare is schedulable with CurrentState, the two states are scheduled together and the states are said to be threaded together. ByPossedEdges is a queue which holds information about edges in the non-threaded schedule. These edges have their sources already scheduled and their sinks potentially form an entry point for a new edge. That is, these edges will eventually become bypassed once new edges are inserted. The Borrowed variable is a queue which holds all the states that have been combined with the current state. StatesAlreadyScheduled is an array which holds information about all states that have been already scheduled. The resulting threaded schedule is a modified version of the non-threaded schedule where some states become super states with new operations, and new edges connect the super states to the proper next states.
The CurrentState is initially set to the first state in the nonthreaded schedule (see line I). All states in the non-threaded schedule are traversed until the end ofthe schedule is reached (2, 28) . If the CurrenlState is a conditional state, the scheduler is recursively called with a subschedule containing all the states along each conditional path until a join statc or a terminal state is reached (3) (4) (5) . Once a state is examined (6), it is marked as already scheduled (7) and the next states within a window of size ware examined (8-18).
The IsSchedulable routine (14) checks resource constraints, and for control and data dependencies between the CurrenrState and NextStnte. If the NutSrate can be scheduled with the CurrenrState, then NextStafe as well as its edge are added to the respective queues. The NurStare is markcd as borrowed and opcrations of Once all-ofthe states in the window are examined, the edges for the threaded schedule are created (19,27). The new edge may be created between the CurrentSlate and the successor state (27), or one or more states i s skipped due to combining operations within the skipped states with states earlier in the schedule (20-25). In the latter case, the edges and states are skipped one at a time until all Borrowed states are skipped.
Upon completion, the resulting schedule is a modified version of the non-threaded schedule complete with edges for threaded and non-threaded modes ofoperation. The hardware for the PES can be derived from this schedule with both modes of operation inherent.
The run time complexity of our algorithm is O(s2), where s is the number of states in the original ASAP schedule. The algorithm essentially visits each node in the ASAP schedule and in the worst case examines a window size of s. However, as we demonstrate using our case studies, it is often that a small window size (up to 3) is sufficient to cull operation level parallelism in common applications. Thus, assuming a small constant window size, the algorithm's mn time is linear in the number of states.
We have implemented this algorithm in Ct+. We also implemented the HT schedule translation into synthesizable Verilog. The case studies in the next section apply our design flow to generate the threaded architectures. We also explain how using thc different modes of operation allow trading performance for power.
CASE STUDIES
We used in our case studies the following set of resource constraints to generate our ASAP schedule: one adder, one multiplier, two comparators, one divider, two incrementers, a cosine lookup, and an exponential lookup. A 2-threaded architecture used twice these resources to generate the optimal 2-threaded architecture. Figure 5: HT.scheduling algorithm.
We followed the synthesis flaw outlined in Figure 3 . Our final threaded schedule was translated to Verilog HDL. We then used Synopsys' Design Compiler to generate a netlist that implements our threaded architectures. For our case studies, we report the area and clock periods obtained From Design Compiler repolts. All threaded architecture results (w > 0) included the overheads associated with HT, such as: area, timing, capacitive loads, etc.
Detailed Case Study: DCT
The Discrete Cosine Transform (DCT) is widely used in image compression techniques such as P E G and MPEG. Our synthesis flow outlined in Figure 3 was followed to generate DCT's HT architecture. We first generated DCT's CDFG and non-threaded ASAP schedule. The non-threaded schedule was used as an input I O OUT scheduling algorithm and a corresponding threaded schedule was generated with window sizes (w = 1, 2, 3, 4) . The resulting threaded schedules were transformed into Verilog HDL and synthesized using Synopsys' Design Compiler.
The results are shown in7Table 2 under the group column heading "DCT". The column with a window size of zero represents the non-threaded schedule. The columns show the optimization results for a window sizes 1 and 2 2. The number of states in the original schedule is 14. The schedule with the least states (12 states) was achieved with a window size of 2. All operation-level parallelism was exploited with a window size of 2; as window sizes beyond 2 did not further reduce the nnmber of states in the schedule. The next two rows report the area and clock period for each schedule. The normalized areas and normalized clock periods are listed for window sizes I and 2 2. The area overhead is due to additional multiplexors needed to select between the inputs to some of the states. The clock period increase was caused by additional delays duc to (3) the intrJdumon ofniuliiplcxors along the critical paths, and (b, the additional inlcicnnnect delay and increased fan out load on some signals. In i)rdcr ti1 properly model these luads, our des i p s were synthcsizcd under a wrr load model, wtih a l03d slope of0.31 I . whzre thc slope was uscd to estimate ihe loads associated with the wire lengths.
The service limes for the non-lhrcadrd and threaded schedules %ere simulated and comparcd using an abstract c)cle-b.tsed Ver-,log model The system consisted of t3rks amving indcpendcnr of one anorhn and we recorded h e number of cycles spcnt in ihe queue ( W q ) and procesring hme ( W s ) . The tola1 lime was ohwined by mulitplying ihr cyde count times the clock periods w obtained after hardware \ynthesis. As the amval rate changed. the system'waii times \anrd as shown in Figure 6 . For larger k the non-threaded'(tb -U] architecture had the best service time, howc w , the tlircadcd drchll:vture pro\,ided a more cficieni solution at sm~1lerA.r. The sswice lime for 11' = I shous a 6.200 improvcment owr ihe.scr\ ice tlme for n' ; 0 31 h -I .Yh -4. Similarly, for II = 2, a 12.4X improvement in purfumlance was possible.
This daia is shown in Table 2 in the row entitled Pzrformance Increase. It should be noted. while the execution time per lask on each thredded PE is reduced, the overall system wait time doesn't gain as much due to the reduction ufthe number of available PES. We compare the power. consumption of the non-threaded and 2-threaded architecture that was synthesized'using a window size of two: By allowingthe.tlireaded! architecture's W s to be equivalent to that of the,non?threaded! architecture's, the frequency of the threaded.architecture can: be scaled down. For example, the 1owest:X in Figure 6 ,shows a Ws = 1'.67E6 for the non-threaded architecture and Ws = 1.46E6 for the threaded architecture, given and using the number of threaded clock cycles, the reduction in frequency can be calculated. In this example, the frequency can be reduced by 13% such that the new low power frequency is 87% of the old normal power frequency Unm = 0.87 fold).
The largest power reduction is achieved not only by decreasing the frequency, but also by scaling the supply voltage. In this example, the supply voltage can be scaled down since the frequency is reduced. This allows the normalized delay to be increased. The normalized delay here i s Ilf, which equates to 1.14. If the origi- Table 2 : Number of schedule states, area, timing, performance improvements, and power reduction estimates for case studies. 'The area for a window size of zero is reported in square units; the area for window sizes of one and two are normalized to the area in the zero-window size case. 'The clock period for a window size of zero is reported in nanoseconds; the clock period for window sizes of one and two are normalized to the clock period in the zero-window size case. 'Best possible increase with a negligible Wq. 4Power reduction achieved by scaling f and VDD nal supply voltage was 5V, then the supply voltage can be reduced to -3.75V. given a normalized delay curve[l I]. The voltage and frequency scaling for this case study shows PneW = 0.56P0id. The threaded architecture allows a substantial savings in power for the same system wait time as the non-threaded architecture. This result is reported in the row entitled Power Reduction wifand VDD scaling in Table 2 .
Other Cases
We applied our synthesis procedure and analysis to a few signal processing examples, including: the Discrete Fourier Series (DFS), the Discrete Fourier Transform (DFT), and the Fast Fourier Transform (FFT). The results are shown in Table 2 . Over all four case studies, it is shown that 3%-12% improvement in performance are possible when using hardware threading. Combining hardware threading with frequency and voltage scaling, it is possible to obtain power savings in the range of 8% -44%.
CONCLUSION
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ing to synthesize and optimiic dynamicallv adaptahlc applicationspecific irchiteaurc\ While external profiling is not a ncw com cept, to our howledge, this the first work in high-lwcl synthesis th3t ~ddrcsscs the synthesis of dynamic datapaths h a d on dynomic workloads, or using rrternal pmfling. T h e novelty of our Hardware Threading technique lies in dynamically exploiting unutilized resources to maximize task-level parallelism. This is a verv strone and useful conceut in anv m e of hardware confieurabil& Ou; case studies she; 3% -'link improvement in pe;formance, and a range of 8% -44% savings in power.
